Expedited-Compact Architecture for Average Scan Power Reduction

 j2.  Samah Mohamed Saeed and Ozgur Sinanoglu, “Expedited-Compact Architecture for Average Scan Power Reduction,” IEEE Design and Test of Computers, vol.30, no.3, pp.25- 33, Jun. 2013.